Q A = Q B = Q C = Q D = 0 and apply the LSB bit of the number to be entered to D in. Block Diagramīefore the application of clock signal let all the flip-flop be initially in the reset condition i.e. Q A is connected to the input of the next flip-flop i.e. D A is connected to serial data input D in. This number should be applied to D in bit, with the LSB bit applied first. We enter a four bit binary number 1 1 1 1 into the register. Let all the flip-flop be initially in the reset condition i.e. The effect of data movement from left to right through a shift register can be presented graphically as:įig.1 Serial-in to Serial-out (SISO) Shift Register Parallel-in to Parallel-out (PIPO): The parallel data is loaded simultaneously into the register, and transferred together to their respective outputs by the same clock pulse.Parallel-in to Serial-out (PISO): The parallel data is loaded into the register simultaneously and is shifted out of the register serially one bit at a time under clock control.Serial-in to Parallel-out (SIPO): The register is loaded with serial data, one bit at a time, with the stored data being available at the output in parallel form.Serial-in to Serial-out (SISO): The register is loaded with serial data,one bit at a time, and shifted serially out of the register, one bit at a time in either a left or right direction under clock control.Generally, shift registers operate in one of four different modes with the basic movement of data through a shift register such as: Shift register IC’s are generally provided with a clear or reset connection so that they can be “SET” or “RESET” as required. The individual data latches that make up a single shift register are all driven by a common clock ( Clk ) signal making them synchronous devices.
0 Comments
Leave a Reply. |